| Home | Terms of Use | Site Map | Contact Us |
IndustryCommunity.com > Electrical and Electronic Community > Analog Circuit Design Forum > Message
Main Menu
Find

[ List Subjects ][ Main Page ]
[ View Followups ][ Post Followup ]

Subject: Mapping Netlist Cellnames

Date: 03/03/02 at 9:27 PM
Posted by: Ashok Dayalan
E-mail: adayalan@oakland.edu
Message Posted:

My question is on generating the layout for a VHDL file (.vhd) using Tanner L-Edit 8.3v.

My approach was to extract the EDIF netlist for the VHDL file. This file was fed to Tanner L-Edit which then generates the layout provided it recognizes the netlist cell names. Since the VHDL file was written using IEEE 1164 library, the EDIF netlist contains cell names that are not recognized by the Tanner cell library. As a result, the L-Edit requires the netlist cell names to be matched to their corresponding TDB cell names to provide the layout.

My problem is how do I interpret each of the netlist cell names? For example, there is a cell called FMAP in my netlist. To which TDB cell do I map this one to? Can anybody help?

Many thanks in advance.

Ashok.


Follow Ups:


Post a Follow-up:

Name:
E-Mail:
Subject:

Message to Post:

 

1999-2001 Sunlit Technology Co., Ltd. All rights reserved.