| Home | Terms of Use | Site Map | Contact Us |
IndustryCommunity.com > Electrical and Electronic Community > Analog Circuit Design Forum > Message
Main Menu

[ List Subjects ][ Main Page ]
[ View Followups ][ Post Followup ]

Subject: Re: Time Devaition and Phase jitter in PLL

Date: 10/11/01 at 7:19 AM
Posted by: David Ashby
E-mail: dashby@quin.co.uk
Message Posted:

In Reply to: Time Devaition and Phase jitter in PLL posted by Arun Sharma on 10/08/01 at 4:39 AM:

Hello Arun,

Just a suggestion:

Are you able to observe the PFD output? You could try looking at it while the PLL is in lock, and then see what happens when you introduce a small phase shift or frequency change to the input signal.

Another approach is to do some open-loop testing of the PFD to check the linearity of its phase-to-output-voltage transfer function, but that might not be possible if your PLL is in silicon.

David Ashby

Follow Ups:

Post a Follow-up:


Message to Post:


1999-2001 Sunlit Technology Co., Ltd. All rights reserved.