| Home | Terms of Use | Site Map | Contact Us |
IndustryCommunity.com > Electrical and Electronic Community > Analog Circuit Design Forum > Message
Main Menu

[ List Subjects ][ Main Page ]
[ View Followups ][ Post Followup ]

Subject: Time Devaition and Phase jitter in PLL

Date: 10/08/01 at 4:39 AM
Posted by: Arun Sharma
E-mail: arun1077@yahoo.com
Message Posted:


I am evaluating PLL in silicon. I saw large time daviation in
the output clock, which PLL corrects after a a long time. I suspect that it may due to
metastabilty or dead zone in the PFD. I couldn't understand how i can test whether its due to PFD or not.
Comments and suggestion to confirm this in simulations are most welcome.
Please suggest how one can correlate time deviation with phase jitter.

Best Regards

Follow Ups:

Post a Follow-up:


Message to Post:


1999-2001 Sunlit Technology Co., Ltd. All rights reserved.