| Home | Terms of Use | Site Map | Contact Us |
IndustryCommunity.com > Manufacturing Community > Jobs Forum > Message
Main Menu
Find

[ List Subjects ][ Current Board ][ Post Message ]
[ View Followups ][ Post Followup ]

Subject: Physical Design Engineer - - CA

Date: 01/16/02 at 1:17 AM
Posted by: Brion Wikes
E-mail: brion@simplex.com
Message Posted:

CONTRACT OR FULL-TIME
$50 Million in the Bank!
In this market, we are GROWING! And, we are hiring - this could be a wonderful opportunity for you or someone you know.

We are looking for Senior Physical Design/Place and Route Engineers to work on high-end multi-million gate microprocessors:

FULL-TIME CANDIDATES Must Have: (Contract see below)
1. Chip FLOORPLANNING experience (at least 1 year) on large designs (must be hierarchical floorplan on designs with > 1 million gates PLUS large macro cells like memories)
2. At least 4 years of Silicon Ensemble experience
3. Some knowledge about clock design/timing (e.g. clock tree synthesis, timing verification, STA, etc.)

A Plus to have:
1. Project lead experience
2. Good communication skills
3. Willing to learn new, cutting-edge, X-architecture technology. (Click here to learn more www.xinitiative.org )

OR
CONTRACT CANDIDATES:(Approximately 3 Months)
Must have done Place and Route at the Block Level: > 500,000 gates PLUS
large macro cells like memories
At least 1.5 years of Silicon Ensemble experience

A Plus to have:
1. Project lead experience
2. Good communication skillsSome knowledge about clock design/timing (e.g. clock tree synthesis, timing verification, STA, etc.)

Please let me know if you, (or someone you know), are interested in pursuing
this opportunity.

Brion
Brion Wikes, Staffing
Simplex Solutions
www.simplex.com
Main Number: 408-617-6100
Office: 510-865-1791 (Best number to reach me)
FAX: 925-215-2255
Email: brion@simplex.com


Follow Ups:


Post a Follow-up:

Name:
E-Mail:
Subject:

Message to Post:

 

1999-2001 Sunlit Technology Co., Ltd. All rights reserved.