[ List Subjects ][ Current Board ][ Post Message ]
Subject: ASIC Engineers- Telecom chip
[ View Followups ][ Post Followup ]
Date: 04/11/01 at 2:14 PM
Posted by: Joseph Perera
We are looking for a senior ASIC Design Engineer with Master's in EE with at least 4 years of experience in digital Design with deep sub micron. Verilog , Ethernet, IP or network Processor.
Post a Follow-up: